

Jumpers and Stuff

RFF	TYPF	DESCRIPTION	PAGE
JP1	BLOB	Keyboard Reset	7
JP2	BLOB	CB vs. 0B Address Map	2
JP3	BLOB	Expansion RAS Select	3
JP4	BLOB	Bypass 2M-Byte Decoder	3
JP7	BLOB	Expansion/Tick Option	6
JP8	BLOB	Light Pen Port Select	6
JP9	BLOB	On-Board RTC Bypass	9
JP10	BLOB	RS232 Audio I/O Cutout	5
JP11	BLOB	TTL vs RS170 Comp Sync	4

Connectors

RFF	TYPF	DESCRIPTION	PAGE
CN1	DB9P	Mouse/Joystick 1	2
CN2	DB9P	Mouse/Joystick 2	2
CN3	RCA-J	Right Audio Output	4
CN4	RCA-J	Left Audio Output	4
CN5	DD235	External Floppy	7
CN6	DB25P	RS232 Serial Port	6
CN7	DB25S	Parallel Printer Port	6
CN8	SQ DIN	Power Supply Connector	8
CN9	DD23P	Video Output	5
CN10	RCA-J	Composite Video	5
CN11	DIL-34	Internal Floppy Signal	7
CN12	SIL-4	Internal Floppy Power	8
CN13	SIL-8	Keyboard Connector	6
P1	EDGE86	Expansion Connector	7
P9	RA-56H	Mem. Exp. Main-Board	8

Revision History

REV	DESCRIPTION	DATE	APRVL	MANAGER
0	Proof of Concept Prototype	4/29/91	GRR	

ECO Log

ECO NUMBER	DESCRIPTION	DATE


Signal Glossary

SIGNAL	DESCRIPTION (AREA)	PAGES
28MHZ	28.63636 MHz Master Clock	2
7MHZ	7.15909 MHz Processor Clock	2,5
AI23:11	Processor Address Bus (68000)	2,3,7
ACK	Data Acknowledge (Parallel Port)	6
AS	Address Strobe (68000)	2,7
AUDIN	Audio Input (RS232 Port)	4,6
AUDOUT	Audio Output (RS232 Jack)	4,6
BEER	Bus Error (68000)	2,7
BG	Bus Grant (68000)	2,7
BGACK	Bus Grant Acknowledge (68000)	2,7
BLISS	Blitter Slowdown (Chips)	2
BLIT	Chip Memory Access (Chips)	2,7
BR	Bus Request (68000)	2,7
BUSY	Device Busy (Parallel Port)	6
CASL/U	Column Address Strobe (DRAM)	2,3
CCK/CCKQ	Color Clock / Quadrature (Chips)	2,4,7
CDAC	7.15909 MHz Quadrature Clock (Chips)	2,5,7
CHMC	Media Change (Floppy)	6,7
CLKRD/WR	Read/Write Clock Read / Write (RTC)	2,9
COMP	Monochrome Composite Video (Video)	5
CSYNC	Composite Sync (Video)	2,5
CTS	Clear to Send (RS232 Port)	6
DI15:01	Processor Data Bus (68000)	2,3,6,7
DIR	Step Direction (Floppy)	6,7
DKRD	Disk Read Data (Floppy)	4,7
DKWD	Disk Write Data (Floppy)	4,7
DKNE	Disk Write Enable (Floppy)	4,7
DHAL	Chip DMA Request Line (Chips)	2,4
DRA18:01	DRAM Address Bus (DRAM)	2,3
DRD15:01	DRAM Data Bus (DRAM)	2,3,4,5
DSR	Data Set Ready (RS232 Port)	6
DTRACK	Data Transfer Acknowledge (68000)	2,3,7
DTR	Data Terminal Ready (RS232 Port)	6
E	Peripheral Enable Clock (68000)	2,6,7
EXTICK	Expansion Present / RTC Tick	2,3
FC12:01	Function Code (68000)	2,7
FIRE0/1	Fire Button 0/1 (Joysticks)	2,5,6
HLT	Processor Halt (68000)	2,7
HSYNC	Horizontal Sync (Video)	2,5,6
INDEX	Index Pulse (Floppy)	6,7
INT12,3,6	Interrupt Request (Chips)	2,4,6,7
IORESET	I/O Reset	6,7
IPL12:01	Interrupt Priority Level (68000)	2,4,7
KBCLK	Keyboard Clock (Keyboard)	6
KBDATA	Keyboard Data (Keyboard)	6
KBRESET	Keyboard Reset (Keyboard)	6
LDS/UDS	Upper / Lower Data Strobes (68000)	2,7
LED	Power On LED / Audio Filter Disable	4,6
LEFT/RIGHT	Left Right Audio (Audio)	4

SIGNAL	DESCRIPTION (AREA)	PAGES
LPEN	Light Pen Trigger (Joysticks)	2,6
MIR	Motor On (Floppy)	4,6
MIR0	Motor On - Drive 0 (Floppy)	4,6,7
MOV/MOH	Mouse 0 Quadrature V/H (Joysticks)	5
MIV/MIH	Mouse 1 Quadrature V/H (Joysticks)	5
OVL	Overlay ROM over RAM	2,6
OVR	Override System Decoding	2,7
PIXELSW	Genlock Pixel Switch (Video)	5
POT0X/0Y	Pot Lines 0 X/Y (Joysticks)	4,5
POT1X/1Y	Pot Lines 1 X/Y (Joysticks)	4,5
POUT	Paper Out (Parallel Port)	6
PPD17:01	Parallel Port Data (Parallel Port)	6
RAMEN	RAM Enable (Chips)	2
REGEN	Chip Register Enable (Chips)	2
RAS0/1	Row Address Strobe (DRAM)	2,3
RDY	Drive Ready (Floppy)	6,7
RESET	General Reset	6,7
RCA18:11	Register Address Bus (Chips)	2,4,5
R/G/B	Red / Green / Blue (Video)	5
RI	Ring Indicate (RS232 Port)	6
ROMEN	ROM Enable (ROM)	2,3
RTS	Request to Send (RS232 Port)	6
RST	Processor Reset (68000)	2,4,7
RxD	Receive Data (RS232 Port)	4,6
RW	Processor Read/Write (68000)	2,6,7
SEL	Select (Parallel Port)	6
SEL13:01	Drive Select (Floppy)	4,6,7
SIDE	Side Select (Floppy)	6,7
STFP	Step In/Out Command (Floppy)	6,7
TRK0	Track Zero Sense (Floppy)	6,7
TXD	Transmit Data (RS232 Port)	4,6
VMA	Valid Memory Address (68000)	2,6,7
VPA	Valid Peripheral Address (68000)	2,7
VSXNC	Vertical Sync (Video)	2,5,6
WE	Write Enable (DRAM)	2,3
WPROT	Write Protect Sense (Floppy)	6,7
XCLK	External Genlock Clock (Video)	2,5
XCLKEN	External Clock Enable (Video)	2,5
XRDY	External Data Ready	2,5

Key Components

REF	CHIP	DESCRIPTION	PAGE
U1	68000	68000 Processor, 8MHz	2
U2	8372	Agnus HR	2
	8371	Fat Agnus - PAL	alt
	8370	FAT Agnus - NTSC	alt
U3	8364	Poula	4
U4	8373	Denise HR	5
	8362	Denise	obs
U5	5719	Genu	2,4
U6	asst	ROM 128Kx16, 200 nS	3
U7-8	8520	Amiga VIA, 1 MHz	6
U14	LF347	BiMOS Op-Amp	4
	TL084	BiMOS Op-Amp	alt
U38	1488	EIA Line Driver	4
U39	1489	EIA Line Receiver	4
U42	NE555	Timer	7
U116-19	asst	DRAM 1Mx1, 120 nS	3
U20-23	asst	DRAM 1Mx1, 120 nS	9
X1	OSC	TTL 28.63636 MHz NTSC	2
	OSC	TTL 28.37512 MHz PAL	alt
HY1	asst	Video Hybrid	5




WHITE SPACE

DRAM

KLUDGE


DECOUPLING




A300 Rev 0 PCB


Note: Components designated as Exxx may be loaded with EMI filters, ferrite beads or resistors!

DENISE IS PRETTY MUCH INTO VIDEO...


	DRAWN BY: [] DESIGNED BY: [] CHECKED BY: [] DATE: []	TITLE: [] PROJECT: [] SHEET: [] OF: []	Commodore Schematic A300 Rev 0 C/A300 Main Board Jump Bug FILE # 315987 SHEET 4 OF 13
---	---	---	--



MOUSE/JOYSTICK PORTS



8364
PAULA




AUDIO FILTERS

Note: LED off, Filters bypassed

PAULA PREFERS THE TRADITIONAL MODES

QUANTITY	DATE	Comodore
0	0	
DESIGNER	DATE	Schematic A300 Rev 0
0	0	
DESIGNER	DATE	C/R300 Main Board
0	0	
DESIGNER	DATE	June Bug
0	0	
DESIGNER	DATE	E1315987
0	0	
SCALE	SHEET	6 OF 13





A300 Rev 0 PCB

SERIAL AND PARALLEL PORTS


DESIGNED BY	DATE	PROJECT	Rev 0
DRAWN BY	DATE	PROJECT	A300 Main Board
CHECKED BY	DATE	PROJECT	June Bug
DATE	REV	BY	APP
0/2000	010100	J	315987
SCALE	SHEET 7 OF 13		

FLOPPY LOGIC




INTERNAL FLOPPY CN11


FLOPPY POWER



CN12




EXTERNAL FLOPPY



DECOUPLING

A300 Rev 0 PCB

THE REST OF THE FLOPPY STUFF		Commodore	
PROJECT	DATE	Schematic A300 Rev 0	
DESIGNER	BY	A300 Main Board	
DATE	REV	June 80	
SCALE	315987	REV 0	
SHEET 8 OF 13			




A300 Rev 0 PCB


THE NEW HOME OF THE KEYBOARD VIRUS

	ORIGINATOR: [] DATE: [] VERSION: []	DATE: [] REVISION: []	Commodore Schematic A300 Rev 0 A300 Main Board June Bug
	PART: [] SCALE: []	PART: [] SCALE: []	PART: [] SCALE: []

MEMORY EXPANSION




IDE DRIVE



A300 Rev 0 PCB


MEMORY EXPANSION AND THE IDE DRIVE		Commodore	
DATE	BY	DATE	BY
1987-06-01	W. J. ...	1987-06-01	W. J. ...
DESIGN	W. J. ...	SCHEMATIC	A300 Rev 0
VERSION	REV 1	PROJECT	A300 Main Board
DATE	1987-06-01	REVISION	June Bug
SCALE	1:1	FIG NO	315987
SHEET 12 OF 13		REV 0	

POWER INPUT



NOTE: HEAVY LINES INDICATE A SINGLE POINT CONNECTION

GROUNDING HOLES, &c.



"BUS" TERMINATION

